Abstract -An Operational Amplifier is a direct-coupled high-gain
INTRODUCTION
Design of high performance of analog integrated circuit is becoming most versatile and essential with the continuous trades toward the reduce power supply voltage and transistor channel length.MOS transistor is most success than bipolar transistor because it can be scaled down to smaller dimension and higher performance. Due to scaling down to transistor size, it most advantage is we can integrate more n umber of t ransistors on the same size and we can get faster amp lifier than previous one. This leads to continuous growth of the processing capacity per chip and operating frequency. In most electronics circuit, operational amp lifier is the most co mmon building block for any analog mixed signal system. Due to reducing transistor channel length and power supply, design of op -amp face continuous challenge. There is tradeoff among speed, power and gain and other parameter because of different W/L ratio. In analog CMOS circuit, single stage CMOS op-amp like differential amp lifier has lower gain and imp rove gain we can use another cascading stage is common source amplifier. Two-stage CM OS op-amp names that it"s contain "TWO GA IN STA GE" so that overall output voltage gain is increase. The implementation of CM OS t wo-stage op-amp is face the problem of stability due to contain two pole and one zero and DC gain with higher unity gain frequency has been more difficult p roblem. There have been several techniques to propose to evaluate this problem. The purpose of the design methodology in this paper is propose accurate equation for the design of two-stage CMOS op-amp.
We formu late CM OS op-amp design problem and their aspects ratios. In this paper, we present frequency compensation techniques can be apply wide verity of amp lifier structure, but in this review paper we apply the method to specific two -stage CMOS op-amp. The variation in the perfo rmance of CMOS op -amp with variation of width, length and value of compensation capacitor is discussed. General b lock d iagram of two-stage CMOS op-amp is shown in Fig. [1] and simplified block diagram with output buffer in Fig. [2] . The topology of this circu it is that of a standard two-stage CMOS op-amp. It has three subparts, namely input differential amplifier stage, second gain stage and biasing circuit. The gain of these topologies is limited by the product of the input pair transconductance and the output impedance. In cascode circuit, its provide high gain while limit ing the output swing [10 ] . The first block is a differential amp lifier. It has two inputs that are the inverting and non-inverting voltage. It gives a differential voltage at the output or a differential current wh ich depends only on differential input voltage. The second block is a differential ended to single-ended converter. It is used to transform the differential signal generated by the first block into a single ended output signal. In single stage amplifier, the gain provided by the input stages is not sufficient, so there is an additional amp lification is required which is prov ided by the second stage, i.e. the co mmon source amplifier, driven by the first stage output. As this stage uses differential input unbalanced output differential amp lifier, so it provides the required ext ra gain. The biasing circuit is here to provide the proper operating point to each transistor in its saturation region. Third stage, the output buffer stage provides the low impedance at output and larger output current needed to drive the load of op-amp o r improves the slew rate. Co mpensation capacitor is included to ensure stability when op-amp is used with feedback. Because C C is place between input and output of the second common source stage, so it is called Miller capacitance. In this circu it, current mirro r active load used has three main advantages. First, active load devices crate large output resistance that provides small amount of chip area. Second current mirror topology provides the differential to single ended conversion of input signal.
II. BLOCK DIAGRAM OF TWO-S TAGE CMOS OP-AMP

III. CIRCUIT DIAGRAM OF TWO-STAGE CMOS OP-AMP
………………….………………………(1)
The differential to single ended conversion is achieved by using current mirror M3 and M4. The current fro m M1 is mirror by M3 and M4 and subtracted from the current fro m M 2. Finally the differential current fro m M1 and M2 mu ltip lied by the output resistance of the input stage that gives the single ended output voltage. This is the part of the second stage.
B. Second stage:
Second stage is a co mmon source stage. The aim o f this second stage is to provide the addit ional gain consisting of transistors M6 and M8. Input of the second stage is the output of the differential amp lifier stage. This stage receives the output fro m the drain of M4 and amp lifies it through M6 by the common source configuration. Similar to differential amp lifier, this stage employs an active device, M8 to work as the load resistance for M6. The gain of this stage is the transconductance of M6 times the effective load resistance compr ised of the output resistance of M6 and M8. Transconductance and output resistance of the second stage is given by G m2 and R out …………………………………………. (2) Therefore, overall voltage gain is given by A= g m1 × g m6 (r o4 ‖ r o2 ) × (r o6 ‖ r o8 )…………………………………….(3)
C. Output buffer:
Third stage is output buffer stage which is simply co mmon drain stage. This stage is often called a source follower, because the source voltage follows the gate voltage, except for a level shift. When possible, it is desirable to tie the substrate of the source-follower device to its source in order to eliminate gain degradations due to the body effect. This connection also results in a s maller dc voltage drop fro m the gate to the source of the source -follower device, wh ich is a major limitation on the maximu m positive output voltage. So that in fig 5. 3, we don"t show output buffer stage due above drawback.
D. Biasing circuit:
The purpose of the biasing circuit is to provide the gate to source voltage of the entire transistor. The biasing of the operational amplifier is achieved with only three transistors. Transistor M5 supplies a voltage between gate and source of M7 and M8. Transistors M7 and M 8 sin k a certain amount of current based on their gate to source voltage which is controlled by the bias string. M5 is diode connected to ensure they operate in the saturation region. Proper biasing of the other transistor in the circuit (M 1-M4, M6) is controlled by the node voltages present in the circuit itself. M6 is biased by the gate to source voltage set up by the V GS of the current mirror load as are the M3 and M 4 transistors
IV. FREQUENCY COMPENSATION TECHNIQUES
Frequency compensation is a techniques used in amplifier circu it. It has two primary goals: to avoid unintentional creation of positive feedback wh ich will cause to oscillate amp lifier and to control overshoot and ringing in amp lifier step response [11] . Gain of the single stage does not suffice, so that one must add extra stage to the circuit, the issues of frequency compensation arises.
Parallel compensation
Two-stage CMOS op-amp has two dominating pole; P 1 =1/ r p2 *c p1 and P 2 =-1/ r 1 c 1 ………..……………………………..(4) So circuit need of co mpensation. Inserting series combination of R c and C c between two transistors so that reduced midband gain of amplifier and transform frequency response into 1 st order characteristics as shown in figure. Inserting of resistor and capacitor introduces two addition poles P c1 , P c2 and two addition zero Z c1 , z c2 . Fig.4 : Two-stage op-amp using parallel compensation [ 
11]
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Two-stage CMOS op-amp has two dominating pole; P 1 =1/r p2 *c p1 ………………………………………………. For a two-stage CMOS Operat ional amplifier, single capacitor miller co mpensation which reduce frequency of dominant pole and move output pole away fro m the origin this effect is called pole splitting. In this method compensation capacitor is connected in second stage. Miller theorem states that impedance seen in parallel with the gain stage that can be modeled as impedance connected from the input of that gain stage to the ground and impedance connecting from the output of that gain stage to the ground. Impedance is purely capacitive and second stage has inverting gain Befo re the implementation of pole -splitting, the first and second stage has pole frequencies, Where R1, C1 are the output resistance and capacitance of first stage and R2, C2 are the output resistance and capacitance of second stage. Due to reduce frequency of the first stage, op-amp"s phase marg in improves that makes op-amp more stable than before co mpensation. In term of stability, one of the trades of is bandwidth. If the first stage bandwidth is reduced, the overall bandwidth will be reduced. While designing the op-amp with cascade topology, the zeroes quite far fro m the origin, in two -stage opamps with miller co mpensation, As poles in left half plane, zero in the right half p lan contribute more phase shift moving the phase crossover toward the origin. It is two effects wh ich are to eliminating the effect of the right half -plan zero. One approach has been to insert a source follower in the path from the output back through the compensation capacitor. And second is to insert a nulling resistor in series with the compensation capacitor . Before the implementation of pole-splitting, the first and second stage has pole frequencies, and ……………………………….…………………………. (9) After compensation, these frequency become and ………………………………………….(10)
II. Single capacitor miller compensation with resistor nulling
We can move the zero so as to cancel the first nondominant pole. Th is occur if the value of nulling resistor in chosen such that the frequency of zero is same as that of the first nondominant pole. The possibility of canceling the nondominant pole makes this technique quite attractive. To remove the RHP zero, Miller capacitor with a nulling resistor in series is used as shown in (11) If the value of the resistor R M is equal to 1/g m6 , miller resistor, where g m6 is transconductance of second stage, then the zero moves to infin ity. If RM increases, beyond a value of 1/g m6 , then the RHP zero moves to the LHP, wh ich can be used to improve the phase marg in and increase stability.
III.
Voltage buffer Fig.5 : Voltage buffer compensation [10] Ideal voltage buffer with zero resistance to compensate the right half plane zero. Simp le co mmon drain techniques is employed and connected node A and node B. Finite output resistance of the voltage buffer which is equal to 1/g m , co mpensation branch introduces a left half plane zero at f z =g m6 /2π C C ………………..……………….………………………………. (12) This compensation shows high accuracy since it only depends on matching tolerances between transconductance and capacitor. Co mpensation techniques based on nulling resistor and voltage buffer gives same compensation capacitor and same gain-bandwidth product
IV.
Current buffer(common gate transistor ) Co mpensation based on current buffer (co mmon gate trans istor) shown in figure. Th is approach is very efficient for gain-bandwidth product and PSRR performance. In these techniques min imu m allowable values of C C is smaller. Smaller C C is provides higher degree of freedo m in trading noise performance with power consumption. 
V.
CONCLUS ION This paper described basic two-stage CMOS operational amp lifier emp loying first stage as differential input amp lifier and second stage as common source amplifier. Co mpare to single stage amplifier, t wo-stage CMOS amplifier is higher gain and high output swing. For lo w power applicat ion and analysis of frequency dependant parameter like slew rate, gain bandwidth product, unity gain bandwidth, phase margin and stability an alysis, frequency compensation techniques introduced. Co mpensation based current buffer has high GBW, improved slew rate, increase output swing and area efficient for lo w C C value.
